Abstract-We present the design and commissioning of a new multiplicity veto for the HERA B experiment, a fixed-target spectrometer originally designed to study B meson physics in protonnucleon interactions. The HERA B trigger is a message-driven multi-level track trigger. The first level trigger (FLT) consists of costum-made electronics, and the higher trigger levels are implemented as PC farms.
I. INTRODUCTION

A. The HERA B Experiment
The HERA B experiment at the electron-proton collider HERA at DESY, Hamburg, Germany, is a large-acceptance x ed-target spectrometer. HERA B has been designed to study neutral B mesons produced in proton-nucleus interactions. HERA B's current physics program aims at the measurement of the production of cc and bb bound states in different target materials. The target consists of eight independent wires in the halo of the HERA proton beam, and the interaction rate is adjusted by moving the wires transverse to the beam.
The HERA B detector consists of tracking devices and devices used for particle identi cation. The tracking devices comprise a vertex detector of double-sided silicon micro-strip detectors, and an inner and outer tracking system using micro-strip gaseous chambers with gas electron multiplier foils (GEMMSGCs) in the inner accepance region (< 80 mrad) and honeycomb drift chambers in the outer acceptance region (80 − 220 mrad). Particle identi cation is performed in the electromagnetic calorimeter (shashlik calorimeter), the ring-imaging Cerenkov hodoscope (RICH) using C 4 F 10 as the radiator gas and the muon detector built of multi-wire proportional chambers. The HERA B detector and trigger is described in greater detail in [1] and references therein.
To achieve the large suppression of background events needed for Charmonium and Bottomium measurements a highly selective multi-level trigger system is needed. The rst level trigger (FLT), built from custom-made electronics, performs a track search in the tracking detectors behind the spectrometer magnet. It has to sustain interaction rates of up to 20 MHz. Track candidates for the FLT are provided by pretriggers in the muon detector, the electromagnetic calorimeter and in the high-p T tracking chambers.
B. Motivation for a RICH Multiplicity Veto
Large hit multiplicities are mainly caused by a superposition of multiple interactions in a single bunch crossing which occur with a probability given by the Poisson distribution.
The FLT is based on a track search algorithm implemented in custom-made hardware which requires hits in four superlayers of the HERA B tracking system. Large hit multiplicities increase the number of possible hit combinations to form a track in the FLT which results in the FLT being sensitive to events with large hit multiplicities, see Fig. 1 . Since the FLT is a modular message-driven system, the load of the messages in its network increases which may introduce dead-time in the system. Therefore a mechanism to protect the FLT from processing multi-interaction events is needed. At the same time, this mechanism should preserve a large ef cienc y for interesting physics signals, e.g. the decay J/ψ → + − .
A suitable measure of the hit multiplicity in the HERA B detector is the number of photons generated by charged particles in the RICH. Even in the case when only a small part of the RICH detector is covered, the number of RICH photons in this part is highly correlated with number of hits in the whole RICH, see Fig. 2 , which in turn is highly correlated with the number of hits in the tracking chambers used in the FLT [2] .
The RICH detector is suited to host a multiplicity veto not only from the physical but also from the technological point of view. It has proven a very reliable, low-noise system. In addition, its interface to the HERA B data acquisition system (DAQ), the front-end drivers (FED), are easily accessible to install additional electronics.
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C. Veto Strategy
The strategy of a multiplicity veto using the RICH detector is to provide a fast sum of the number of photons in parts of the RICH and to generate a veto signal based on the comparison of this number of photons with an adjustable threshold. In order to stop the trigger chain even before the FLT, the veto signal has to be distributed to the pretriggers.
II. HARDWARE DESIGN
A. Design Concepts
The photon signals detected by the photomultipliers of the RICH detector are provided as digital data at the FEDs. Therefore the summation of hits is performed in digital electronics. The logic of the veto system is implemented in large CPLDs [3] to allow for rapid development of the logic and e xible design, also allowing for easy changes in the future. The CPLDs used in the design are especially suited for cascaded summation, and the local distribution of the RICH FEDs in 14 crates demands a distributed modular system.
The maximum latency of the system is given by the pretrigger system to be stopped rst. Latency measurements show that the maximum allowed latency is given by the muon pretrigger: 1067 ns, counted from the interaction at the HERA B target. Since the multiplicity veto is new hardware to be integrated into an existing detector, care must be taken not to introduce additional noise into the detector. Therefore the electronics boards taking the data from the FEDs are plugged directly on the FED boards to keep signal paths short. In addition, the signal lines on all electronics boards are routed carefully.
The data inside the multiplicity veto has to be transmitted over approximately 40 m from the detector front-end to the electronics trailer which is situated outside the experimental area. Differential PECL logic is used for all at cable connections to improve the noise immunity of these lines.
Various specialized test boards and internal test facilities are needed to allow fast and controlled commissioning of the veto system.
B. The Electronics Boards
An overview of the RICH multiplicity veto system is shown in Fig. 3 . The RICH FED is distributed over 14 FED crates with up to 8 FED daughter cards processing 256 photomultiplier channels each. The data of 8 FED daughter cards are transmitted to 8 Base Sum Cards (BSC), where they are summed. The sums of the 8 BSCs are transmitted to the FED Sum Card (FSC), which performs the lower sum of a single RICH FED crate. This sum is transmitted to the Veto Board (VB) situated in the HERA B electronics trailer via twisted-pair at cables or an optical link. In addition, a veto signal generated from a single FSC can be fed into the Fast Control System (FSC) Mother, the device to distribute triggers in the HERA B detector. In this mode, the veto system can be used as a low-bias interaction trigger. The veto decision calculated from the sum of up to 7 FSC lower sums is distributed to the pretrigger via the Veto Distributor (VDIS).
1) The Modified I 2 C Bus: The HERA B experiment does not include a bus system that allows to communicate between the boards of the veto system over long distances. The I 2 C bus standard provides an easy and widely used protocol to implement the communication. The protocol is based on two bi-directional lines, one for data transmission and one for the transmission of clock signals. However, to use the I 2 C bus in the RICH multiplicity veto system, some modi cation have been made to the protocol. The I 2 C bus controller used in the RICH multiplicity veto [4] can be operated in a special longdistance mode with four uni-directional lines. With some minor 0-7803-7636-6/03/$17.00 ©2003 IEEE. modi cations [5] , this mode allows to use long-distance drivers for the I 2 C lines.
The I 2 C master controller is situated on the VB and controlled via VME, while the BSCs and the FSCs are operated as I 2 C slaves which are controlled by a nite state machine implemented in a dedicated CPLD.
2) The Base Sum Card: The BSC is a 6-layer electronics board which is plugged directly on an FED daughter card. Almost the complete logic of the board is implemented in two CPLDs. Each CPLD processes 128 of the 256 detector channels on an FED daughter card.
The summation logic of the CPLD is shown in Fig. 4 . The 128 channels are further divided into four 32-bit blocks. For every 32-bit block, a "block-LUT adder" unit is implemented: 8 look-up tables are used to count the number of hits in 4 bits and transform them into a 3-bit number. The number of hits in the remaining 24 bits are summed in a three-step cascade. Each 32 bit block can be masked individually. The lower sums of the four 32-bit blocks are summed in an additional adder unit, and the lower sum of the second CPLD is added, before the sum is transmitted to the FSC. While on the BSC, TTL logic is used, the logic level is transformed to differential PECL for the data transmission.
In order to assign the veto generated by the RICH multiplicity veto to a given event, the bunch crossing number (BX) of the event is transmitted to the FSC together with the lower sum of the BSC. The BX is provided by the HERA B FCS system and transmitted to the BSC via the backplane of the FED crate.
3) The FED Sum Card: The FSC, situated in an FED crate together with the BSCs, receives data from up to 8 BSCs via at cables. The lower sums of the BSCs are added. To check the synchronization of the BSCs, the BXs which are transmitted together with the lower sums are compared. In case of inconsistencies, an error code is generated. The lower sum of the FSC is compared with an adjustable threshold, and an "fast veto" signal is generated. This signal can be fed into the FCS system via a Lemo cable to be used as a fast interaction trigger.
The initialization of the FSC and the programming of the threshold are done via the I 2 C bus. The FSC foresees data transmission to the VB via at cables or optical links. Since the data has to be serialized for the optical transmission, the latency of the RICH multiplicity veto is increased. Therefore, transmission via at cables has been chosen. 4) The Veto Board: The VB is a 6U electronics board designed in VME standard. It is situated in the HERA B electronics trailer. The lower sums of up to 7 FSCs are received via at cables. The nal summation is done, and the sum is compared with two adjustable thresholds. Hence, four different veto modi can be chosen, as depicted in Fig. 5 .
The veto can also be generated from a different source: the logical OR of the fast veto signals for the FSCs can be used instead of the nal sum.
The VME interface of the VB is used to control the entire RICH multiplicity veto system: I 2 C bus master controller, registers of the CPLDs of the VB and -via the I 2 C bus -of the CPLDs of BSC and FSC.
To have the veto decision and the veto rate available in the HERA B data stream, the VB provides interfaces to the HERA B event buffer and to a scaler which counts the number of vetos and writes them into the HERA B event buffer as well. Due to this feature, the ef cienc y of the RICH multiplicity veto system can be determined easily.
Apart from monitoring the error codes generated by the FSCs due to BX synchronization errors on the BSCs, the VB monitors the BX synchronization of the FSC themselves and the number of vetos generated in the last 256 BX. This information is available in the status registers of a specialized monitoring CPLD which can be read out via VME.
III. COMMISSIONING
The commissioning of the RICH multiplicity veto system comprises detailed tests of the the hardware functionality in the laboratory and measurements of the latency of parts of the system and the whole system. Furthermore, the ef cienc y of the system is determined and the in uence on the HERA B trigger chain and DAQ and on physics signals is studied.
A. Laboratory Tests
The laboratory tests are based on a complex test setup using specialized test boards to generate the input and analyze the output of the individual boards. In Fig. 6 , a test setup for the entire chain of the RICH multiplicity veto system is shown. This setup includes parts of the HERA B DAQ, such as the FSC system to distribute triggers and an interface to the HERA B data stream.
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The system latency has been measured for each board individually and for the whole chain, including the time of ight from the target the the RICH detector, the latency of the FED system and all cable lengths. The result is summarized in Table II. The total latency of (980 ± 2) ns is below the maximum allowed value of 1067 ns.
B. Efficiency Measurement
The interface of the VB to the HERA B data stream allows an ef cienc y measurement of the veto system. The RICH multiplicity veto system can be operated in spy mode, i.e. the veto is not used to stop the pretriggers but the veto decision is saved in the data stream. The ef cienc y measurement is based on a sample of 7.5 million events taken with a minimum bias trigger [6] . Different veto thresholds and veto modi have been used during the datataking. The ef cienc y is determined by comparing the veto decision made by the hardware with a simulation of the RICH multiplicity veto logic based on the recorded data. In Fig. 7 , the distribution of accepted hits is shown for a mode that rejects events outside a threshold window.
The measurement shows that in very rare cases a wrong veto decision is taken, but only if the number of hits is close to the threshold. The ef cienc y ε averaged over all thresholds and modi is ε = (99.9991 ± 0.0001)%.
C. Influence on Trigger and DAQ
To test the in uence of using the RICH multiplicity veto in the data-taking, data is taken with the system actively rejecting events. Some parameters that determine the trigger and DAQ timing are measured as functions of the upper veto threshold. The overall result is that all measured timing parameters are improved. This includes smaller FLT input and output rates, as shown in Fig. 8 , a smaller dead-time of the FCS, smaller event size and reconstruction time and hence a larger logging rate. These measurements show that using the RICH multiplicity veto protects the trigger chain and the DAQ from highmultiplicity events.
D. Influence on Physics
Using data taken during the HERA B commissioning phase from August to October 2002, the in uence of the RICH multiplicity veto on physics signals in the HERA B detector is studies. The data sample includes approximately 3,500 candidates 0-7803-7636-6/03/$17.00 ©2003 IEEE. . J/ψ rapidity distribution for all events (histogram) vs. events with less than 300 hits in the area covered by the RICH multiplicity veto system (data points for the decay J/ψ → µ + µ − . At a "generic" upper threshold of 300 hits in the area covered by the RICH multiplicity veto system, the survival of J/ψ mesons and a possible bias on the J/ψ kinematics are studied.
Fitting the di-muon invariant mass spectrum for events with less than 300 hits and for all events, the survival fraction J/ψ mesons is measured to be in the range of 97-100%. The range is given by the statistical error of the measurement of the number of J/ψ mesons.
The J/ψ kinematics is a function of two independent parameters. In this analysis, the rapidity y and the transverse momentum p T are chosen. The di-muon invariant mass spectrum is tted in bins of y and p T , and the result using only events with less than 300 hits is compared with the result using all events. The result is not corrected for the detector acceptance and efciency. Fig. 9 shows the resulting rapidity distribution. Within errors, no bias on the J/ψ kinematics can be observed.
IV. CONCLUSIONS Within only 1.5 years, a programmable modular veto system for the HERA B RICH has been designed, built and successfully commissioned. The system provides a fast sum of the number of photons seen in the RICH which is used to reject events with large multiplicities. The system shows very low bit error rates and an ef cienc y close to 100%. While the trigger and DAQ timing is improved using the RICH multiplicity veto system, more than 97% of the J/ψ events survive the veto decision, and no signi cant bias on the J/ψ kinematics can be observed.
The RICH multiplicity veto system is used routinely in the data-taking of the HERA B experiment.
